



Antonio Pio Catalano

Tutor: Prof. Vincenzo d'Alessandro

XXXII Cycle - III year presentation

*Numerical simulations and analytical modeling  
of the thermal and electrothermal behavior of  
electronic components and packages*



UNIVERSITÀ DEGLI STUDI DI NAPOLI  
**FEDERICO II**

# Background

## Master of Science

**Electronics Engineering –**  
October 27<sup>th</sup> 2016

**Subject : Microelectronics,**  
*Prof. Vincenzo d'Alessandro*

## Ph.D.

**Electronics Group – Ing-Inf/01**

**Prof. Vincenzo d'Alessandro**  
**Athenaeum fellowship**

# Credit summary

Student: Antonio Pio Catalano <a href="mailto:antonio.pio.catalano@unina.it">antonio.pio.catalano@unina.it</a>						Tutor: Prof. Vincenzo d'Alessandro <a href="mailto:vindales@unina.it">vindales@unina.it</a>						Cycle XXXII																													
Credits year 1						Credits year 2						Credits year 3																													
	Estimated	1	bimonth	2	bimonth	3	bimonth	4	bimonth	5	bimonth	6	Summary	Estimated	1	bimonth	2	bimonth	3	bimonth	4	bimonth	5	bimonth	6	Summary	Estimated	1	bimonth	2	bimonth	3	bimonth	4	bimonth	5	bimonth	6	Summary	Total	Check
Modules	20	3	0	0	0	3	9	15	10	0	0	4	0	0	5	9	0	0	0	0	0	0	0	0	0	9	9	33	30-70												
Seminars	5	1.9	0	0	3	0.8	0.3	6	5	0	0.4	0.5	0	0	0	0.9	0	0	0.8	0.5	0	2.1	0	3.4	10	10-30															
Research	35	5.1	10	10	5	5.2	3.7	39	45	10	9.6	7.5	8	10	5	50	60	8	9.2	11	8	7.9	4	48	137	80-140															
	60	10	10	10	8	9	13	60	60	10	10	12	8	10	10	60	60	8	10	11	8	10	13	60	180	180															

## List of Modules

RF bootcamp – **Prof. Marco Spirito**

Satellite Remote Sensing: open challenges and opportunities – **Prof. Giuseppe Ruello**

System on chip – **Prof. Nicola Petra**

Elettromagnetismo e relatività – **Prof. Amedeo Capozzoli**

Design of electronic circuits and systems – **Prof. Andrea Irace**

# Cooperations

**Politecnico di Milano**

*Prof. Lorenzo Codecasa*



**Kyoto University**

*Prof. Alberto Castellazzi*



**Qorvo Inc. (USA)**

*Dr. Peter J. Zampardi & Dr. Brian Moser*



**Primes innovation labs. (FRA)**

*Dr. Philippe Lasserre & Dr. Cyrille Duchesne*



# Period abroad

- February 1<sup>st</sup> – July 31<sup>st</sup>, 2019 (**6 months**)
- Prof. **Alberto Castellazzi**
- **PEMC group** – Power electronics and machine control
- **Thermal effects** in power electronics



The University of  
**Nottingham**

# Motivations (1)

## Self-heating effects:

- Variation of electrical performances
- Long-term reliability reduction
- Irreversible device and system failure





**Thermal issues are the main bottleneck  
in many fields of electronics**

# Motivations (2)

## Thermal simulations:

- Estimate the thermal behavior ( $R_{TH}$ )
- Support the thermal design



## Electrothermal simulations:

- Predict the true circuit performances
- Study instability effects

# Research topics – RF devices

Heterojunction bipolar transistors (**HBTs**)

**State-of-the-art** devices

😊 high **cut-off frequency**

😊 high **current gain**

😢 Plagued by **thermal and electrothermal effects**




Contributions of my research activity:


- Impact of **semiconductor and metal layers**
- Comparison between **packaging technologies**
- Steady-state **electrothermal behavior of arrays of HBT**

# HBT Technology

## Mesa-isolated NPN transistors




- **Semiconductor layers** suffer from **low thermal conductivity!**
- **Metallization** (in Au) promotes **heat shunt** and **spread effects**




# Routine for FEM thermal simulations

Layout (.gds)



+



Technology




Automatically

COMSOL  
MULTIPHYSICS®




Geometry




+

Meshing




+ Solution




Extremely detailed structures for highly accurate simulations [dAl17]

# Impact of semiconductor and metal layers

- The analyses allow **quantifying the impact** of each layer of interest on the **device  $R_{TH}$**
- Design of experiments (DOE)** technique was exploited to build **analytical models** for the  $R_{TH}$  estimation




Small-emitter HBT




Big-emitter HBT

# Packaging technology (1)

Thermal comparison between wire-bonding and flip-chip packaging including the effect of laminate



(a)



(b)


Wire-bonding

Flip-chip


Antonio Pio Catalano

# Packaging technology (2)

**Wire-bonding**  $R_{THref} = 421.7 \text{ K/W}$




**Flip-chip**  $R_{THref} = 240.6 \text{ K/W}$




- DOE-based evaluation of the **layers of interest** in both technologies
- Impact of **laminate** on the heat **shunt** and **spread** mechanisms

# Steady-state ET analyses



Electrothermal simulations based on **compact thermal model**




Electrical HBT model includes the **temperature dependences of the electrical parameters**

**Accurate yet fast**  
electrothermal  
simulations

# Steady-state ET analyses


HBT arrays composed of 24 or 28 unit cells



# Steady-state ET analyses


24-cell array

Even number of  
cells (6) per column





28-cell array

Odd number of  
cells (7) per column






VS



# Steady-state ET analyses


## 24-cell array

**Even** number of cells (6) per column




## 28-cell array

**Odd** number of cells (7) per column




The **collapse of current gain** occurs at higher  $V_{CE}$  for 24-cell array: **two cells (#9 and #10)** concurrently share  $I_{CTOT}$  in the **24-cell array**; it is conducted only by **one cell (#11)** in the **28-cell array**.




# Steady-state ET analyses

24-cell array

Even number of cells (6) per column




**WINNER**



28-cell array

Odd number of cells (7) per column



**LOSER**

The **collapse of current gain** occurs at higher  $V_{CE}$  for 24-cell array: **two cells (#9 and #10)** concurrently share  $I_{CTOT}$  in the **24-cell array**; it is conducted only by **one cell (#11)** in the **28-cell array**.

Antonio Pio Catalano

# Research topics – Power systems


SiC-based MOSFETs on **power modules**:

- **Single- and double-sided cooled technologies**
- Effects of **technology fluctuations** on the ET behavior of power circuits


GaN-based HEMTs on **PCB**:

- **Analytical models** supporting the thermal design
- **Simulations and experiments** for the evaluation of the **models accuracy**

# SSC vs DSC power modules (1)




bond wires






bumps

- 😊 low parasitics
- 😊 compactness
- 😢 higher costs

# SSC vs DSC power modules (1)




1 cooling surface



2 cooling surfaces

# SSC vs DSC power modules (2)





## $R_{TH\max, \text{Self-Heating}}$



- ⌚ DSC does not offer better self-heating  $R_{TH}$  for every boundary condition
- ⌚ An  $h$  value ( $h_{TR} \approx 10^5$  W/m<sup>2</sup>K) determines a trend reversal behavior
- ⌚  $h < h_{TR} \rightarrow$  the SSC is cooler than the DSC
- ⌚  $h > h_{TR} \rightarrow$  the DSC is cooler than the SSC


## HOW CAN WE EXPLAIN THIS BEHAVIOR?

# SSC vs DSC power modules (3)


	Advantages ☺	Disadvantages ☹
SSC	<p><b>High spread through the thick baseplate</b></p>  <p>The diagram shows a cross-section of an SSC power module. A green heat sink (HS) is mounted on a thick, yellow baseplate. Red arrows indicate heat spreading from the HS across the entire width of the baseplate, which has a stepped profile.</p>	<p><b>High thermal resistive path between HS and CS because of the baseplate</b></p>  <p>The diagram shows a cross-section of an SSC power module. A green heat sink (HS) is mounted on a thick, yellow baseplate. Red arrows show heat moving down the baseplate towards a central cooling surface (CS), where a coil spring indicates a high thermal resistance point.</p>
DSC	<p><b>Low thermal resistive path between HS and CS because of the two cooling surfaces</b></p>  <p>The diagram shows a cross-section of a DSC power module. A green heat sink (HS) is mounted on a thin, yellow baseplate. Red arrows show heat moving directly from the HS to two separate cooling surfaces (CS) located on either side of the baseplate, indicating a low thermal resistive path.</p>	<p><b>Low spread through the thin DBCs</b></p>  <p>The diagram shows a cross-section of a DSC power module. A green heat sink (HS) is mounted on a thin, yellow baseplate. Red arrows show heat spreading from the HS through two thin, curved lines representing Direct Bonded Copper (DBC) layers to two cooling surfaces (CS) on the baseplate, indicating limited spread due to the thinness of the DBCs.</p>

The DSC is convenient only in presence of a **good cooling system**

# SiC MOSFET technology fluctuation




SSC PM with half bridge circuit  
4 MOSFETs per side





Obtained by model-order reduction approach

# SiC MOSFET technology fluctuation

## Balanced MOSFETs



## Unbalanced MOSFETs



It is hard to recognize technology fluctuations from the PM terminals



Technology fluctuations strongly affect the long-term reliability

# Thermal models of PCB cooling solutions

Thermal PCB design **is necessary**

It usually requires:

- Experimental characterization
- Skills in numerical simulations





# Thermal models of PCB cooling solutions

Thermal PCB design **is necessary**

It usually requires:

- Experimental characterization
- Skills in numerical simulations





# Thermal models of PCB cooling solutions

Thermal PCB design **is necessary**



It usually requires:

- Experimental characterization
- Skills in numerical simulations




# Thermal models of PCB cooling solutions


$$\begin{aligned}
 R_{TH,HSK} &= [R_{TH,Bcond} + (R_{TH,Uconv} // R_{THtot,F})] // R_{TH,Bconv} = \\
 &= \left[ R_{TH,Bcond} + (R_{TH,Uconv} // \frac{R_{TH,F}}{N_{Fin}}) \right] // R_{TH,Bconv}
 \end{aligned}$$



$$R_{TH,TV} = R_{THtot,Cu} // R_{THtot,FR-4} // R_{THtot,Air}$$




# Thermal models of PCB cooling solutions




HSK for **single-device** application  
with  **$7 \times 7$  rectangular fins**.

Validated in a **wide-range of convective coefficients  $h$**  and for **3 thermal conductivity  $k$  values**


Maximum error → **less than 1%**



# Thermal models of PCB cooling solutions



- **$3.2 \times 7 \text{ mm}^2$ -wide thermal plates**
- Validated for **0.1mm** of plating
- **6 TVs design** were studied



Average discrepancy of **5.8%**


# Thermal models of PCB cooling solutions

## Experimental setup


$T_{TP,top}$



$T_{TP,bot}$



- #2 Thermocouples
- Current generator
- Current and voltage probes
- Thermochuck



$$R_{TH,TV} = \frac{T_{TP,top} - T_{TP,bot}}{I_D V_{SD}}$$


# Thermal models of PCB cooling solutions

20 Experiments:

$$0.5A < I_D < 3A$$

$$0.65V < V_{SD} < 0.75V$$

$$0.33W < P_D < 2.25W$$



Model accuracy is also verified by experiments

# Publications and presentations

Journal papers: **3**

Conference papers: **17** (12 of which on **IEEE Xplore**)

Contributions in **book series**: **3**

Scopus ***h-index*** (on Feb 1<sup>st</sup>, 2020) : **4**

Oral presentations: **6** (1 of which as **Keynote**)

Poster presentations: **4**

I have **backup slides for further results** of my research activity

Thank you for your  
kind attention.